1.
Ashok Kumar C, Madhavi B, Kishore KL. Enhanced Clock Gating Technique for Power Optimization in SRAM and Sequential Circuit. JAMRIS [Internet]. 2022 Jan. 31 [cited 2024 Jul. 15];15(2):32-8. Available from: https://www.jamris.org/index.php/JAMRIS/article/view/658